Abstract
Introduction
More than three decades programmable logic controller (PLC) has been widely used and developmented in various fields of industrial control. With the rapid development of modern computer technology, in particular, the emergence of embedded systems, at home and abroad it has carried out the research which applies ARM as the control core chip, or uses FPGA as control core chip to achieve PLC functions [1] [2] [3] [4] , and the development and research that using combination of ARM and FPGA to form the PLC [5] [6] [7] . Generally, for PLC user program the compilation method is that the host computer compiles ladder program into the instruction sequence code which can be identified by embedded chip, then is downloaded to the embedded chip and implements [3] [5] [6] ; but in the development and research that using ARM and FPGA combination to form the PLC, According to the instruction sets designs compiler and the internal PLC logic of FPGA, PLC instructions in the ARM are compilered and generated to the FPGA executable instruction code. Then the instruction code is downloaded to the FPGA internal,the FPGA execution logic executes to code one by one, PLC program still independently executes the instruction code sequence by the FPGA [5] . According to the designed PLC structure which is composed of ARM and FPGA [7] [8] [9] , this paper fully applies the high-speed parallel processing capabilities of FPGA, proposes a new type PLC instructions compileing program, describes how to compile the PLC user program, the PLC host composed of ARM and FPGA completes together the implementation of the PLC user program.
The basic components of system
The PLC structure composed of ARM and FPGA is a PLC based on CAN bus, PLC host is composed of the ARM module and the FPGA module two parts, the PLC user program which is prepared by programming device transfers to the ARM module of PLC host through the CAN bus.
The control core of ARM module adopts the 32-bit processor LPC2478 [5] , the software is composed of the high real-time μC/OS-II [6] operating system, compiling programs and other application progranms. The compiled and executed process of PLC user programs block diagram is shown in Figure 1 . In Figure 1 , the ARM module receives PLC user programs which are sent by programming device through the CAN bus, then PLC user source programs execute static compilation, compiled into the new PLC user programs, and stored in Flash memory; in the PLC user programs implementation process,and then the PLC user programs conducts dynamic compilation and generates the implementation code sequences which can be identified by FPGA,controls the implementation of FPGA, and deals with the data which is fed back by FPGA. But the FPGA module executes the executable codes which are sent by ARM, parallelly completes the operation control of timer and counter etc, achieves the function of PLC user program, in real time returns the corresponding data to ARM module and does the feedback processing. ARM and FPGA process together the running of the PLC user program. 
New type PLC introduction characteristics
In order to fully apply the high -speed parallel processing function of FPGA, it designs thebitwise arithmetic logic arithmetic unit in the FPGA, designs the instruction system which is suitable for FPGA computing, and with some of the basic logic instructions as the example conducts description, and compared with these basic instructions of the Mitsubishi PLC.
The analysis of LD、AND and LDR、OR instruction
LD and AND instruction is one of the most common instructions in the Mitsubishi PLC instruction, in the Mitsubishi PLC basic instruction specification, the LD and AND instructions only take one operand, but the LD and AND instructions designed by this system can take multiple operands .
The difference for the AND instruction of this design with the AND instruction of Mitsubishi PLC is that the AND instruction of this design can only occur in the caes that previous one instruction is OR or ORB, latter one instruction is LD instruction, an AND instruction can take more operands.
In the Mitsubishi PLC basic instruction specification, OR instruction also only can take one operand, on the other hand all the instructions of the program modules beginning are LD, for this reason sets the LDR instruction, and also reserves the OR instruction. LDR instruction and OR instruction can take multiple operands.
Comparison of Programming
The ladder shown in Figure 2 is a program module which is prepared by application of LDR, LD, OR, and AND instructions. Table 1 it requires 15 instructions. Using the new instruction compiles program, it only requires eight instructions, as shown in Table 2 . In Table 2 : I: move and break contact; P: the rising edge of the move and close, F: the next rising edge of move and break, behind the soft component and have no symbol are defaulted to move and close contact. The basic meaning of the symbols is the same with Mitsubishi PLC instruction, but its symbols are written on the back of the component number.
Due to an instruction takes more operands, so this makes ARM only need to do one judgment to opcode in the compilation process and FPGA instruction, and the judgment that the instruction is whether end, logical operation of more operands can be completed one-time, the program modules of Figure 2 applies a new instructions can reduce the instruction decoder and call processing instruction subroutine 7 times, effectively uses the high-speed parallel computing advantages of FPGA.
If the operand of LD、AND, and LDR、OR instruction is more, their advantages that instruction processes implementation will be more obvious.
Design of complilation program
The so -called compilation, that is a process that the compiler ( a program ) reads in the program which is written by a language ( source language ) and then translates the program into an equivalent program written in another language (target language) [10] .
This system designes bitwise arithmetic logic arithmetic unit in the FPGA, the characteristics of logic arithmetic unit is that it can according to the opcode, the operands behind opcode are run and processed one-time in the FPGA module, so when the ARM is compiling the PLC source, the compiling results need to be sent to the FPGA in form of opcode and immediate data and shall be executed. However, in the PLC source program, operands all appear in the manner of PLC soft component coding and soft components number, especially for a large number of soft components which only occupies the bit memory cell, it needs to conducts address calculation, according to the results of address calculation removes the word unit content of the soft component from memory, then removes the bit memory cell contents of the soft component and participates computing, on the other hand, in the PLC user program execution process, the value in the PLC device will be changed; and in the PLC user source program, there will be program transferred kind instruction, such as branch instructions and interrupt instruction etc. So system adopts 2 kinds compiled methods, that is the methods of static compilation and dynamic compilation.
Static compilation
Static compilation is that it does't act functional operation to PLC source, only generates reasonable new code sequence, becomes the source program of dynamic compilation.
The main task of static compilation
(1) calculatie the soft component address, its address in the back of instruction opcode is stored in accordance with the arranged order of the soft components;
(2) the timing and counting parameters which are set by timer and counter, or the timing and counting parameter D memory cell address according to a certain way are stored in the timing and counting parameter list, the parameter list can be directly read by the FPGA module; (3) calculate the transferred address and returned address of program transferred kinds instruction, because the execution of jump instruction is random, it impossible has an fixed rule, in the form of a linked list data structure for processing. The results of static compilation are all stored in the linked list, it can flexibly handle a variety of jump and return instructions.
The basic principles of static compilation
(1) PLC user source program only needs to conduct once static compilation, any modifications of PLC user program or when the system is initial power-up, it needs to conduct once static compilation again;
(2) static compilation with the line program modules as the compiled basic unit, instruction sequence of line program modules through static compilation strictly according to the instruction sequence executes one by one, set the ending mark of each line program module; (3) line program modules are still in accordance with the arrangement manner of the PLC user source program, in data linked list the transferred address and returned address of transferred kind instruction all point to the first address of a line program modules; (4) does't make any compilation to the opcode of all instruction; (5) static compilation results constitute a new user program.
The division of the line program modules
In order to conveniently compile and the needs of FPGA implementation program, the PLC user program is divided into several line program modules, the each line program module starts from the left-most bus LD or LDR instructions of the ladder diagram, until the last output command of the rightmost bus. The program module which is drawn in Figure 2 is a line program modules, there are two output instructions in Figure 2 , output logic operation results all come from the instructions sequence which starts from the left-most bus LD instruction, so the second output instruction and the first output instruction still belong to the same line program modules.
Dynamic Compilation
Dynamic compilation is the execution process that ARM module completes the results of static compilation and constitutes the new user program.
The main task of dynamic compilation
(1) according to the address of operand reads out its the value of operand, its value as the immediate data of instruction are stored in the back of the instruction opcode in accordance with the address arranged order of soft component operand;
(2) executes the output instructions of timer and counter which appllies D storage unit to store the parameters of timer and counter, reads out the value of D storage unit and transmit to the timer or counter storage unit in the parameter table;
(3) if the logic operation meets the implementation of program transferred kind instruction, points to a line program modules in accordance with the transferred address, directly conducts compilation from line program modules, ensures that the line program module which is transferred to FPGA module is executed in accordance with the order.
The basic principles of dynamic compilation
(1) does't make any compilation to the opcode of all instruction; (2) the line program modules are compiled in accordance with the order of execution; (3) with the line program modules as a unit compiles, its the results of compilation are transmitted to the FPGA module; reads the feedback data results that FPGA module performs line program module, the results are transmitted to the related storage unit of PLC soft component; (4) the processing of ARM module to interrupt information is responsed after performing a line program modules; (5) for the data transmission instruction is directly executed by the ARM module.
The complilation and execution of PLC user source program

The basic process of ARM module compilation and execution program
The PLC user program which is preparated by programming device is transferred to the ARM module of PLC host through the CAN bus. The ARM module carries out dynamic compilation to PLC source program,the compiled results are stored in the storage area of ARM and compose a new PLC user program, and form address lists of transferred kind instruction and the parameter list of timers, counters.
For example, the soft component of the first instruction LDR X0F, T0、M0 I in Table 2 according to the word address 、bit address and the coding sequence of contact state are statically compiled into instruction format of Table 3 . PLC host can begin to circulately execute PLC user program only after the statical compilation has been completed, the implementation process still adopts the input collection, program execution and output refreshment three stages .In input collection phase, the input information is stored in the input information image storage area, then starts to dynamically compile from the first line program modules of statically compiled results, the results of compilation are transmitted to the FPGA module, and sends out the control commands which control FPGA module start to executie line program, reads the computing feedback result that FPGA module performs the first program module, the results are stored in the storage unit of the corresponding PLC soft component, and so executes by analogy, until the execution stage of the PLC user program completed, enters the output refreshment period, output results are transmitted to the PLC output port or output control module from the output image area. This process will constantly circulately execute.
Still with the first instruction LDR X0F ,T0 , M0 I in Table 2 as an example, according to the results of static compilation of Table 3 , removes the value of unit according to the address ,and then according to the contact coding sets to 0 or 1, dynamically compiled into instruction code format of Table 4 . 
The basic process of FPGA module execution program
FPGA module in the PLC user program execution process, mainly completes the execution computing of PLC user program, the timing operation of timer and the counting operation of counter, and other operations of parallel implementation module task, its operation is completed under the control of ARM module, in general case , the speed that FPGA module executes program is faster than the ARM module.
After the FPGA module receives the line program modules begin to execute command which is sent by ARM module, reads out the command to the logic operation module one by one, the logic arithmetic unit according to the operation nature of the instruction opcode performs the operation, temporarily storages the result of the operation, if the next instruction is still operational instruction, the temporarily storaged operation result involves in computing, until the implementation of line program modules is end, FPGA module sents the operation result to the program outcome memory in order for the output kind instruction, the ARM module reads and judges its belongs to which output device of the line program modules. FPGA Module is basically in accordance with this manner, one and one line program modules conducts operation and execution.
For OUT Y0 instruction in table 2, FPGA module determines the opcode is the output class instructions, logic arithmetic unit will performs the results of previous instruction and transmits to the first storage unit of results memory, and then fetchs the next instruction and executes; executes OUT M0 and transmits the results to the second storage unit of results memory, and then fetchs the next instruction as the ending mark of line program module, FPGA module waites for the command that the next line program modules begins to execute.
Summary
This paper proposes an new type PLC instruction compiled program of PLC host which is composed of ARM and FPGA, it's different from other research programs,ARM module is the compilation institution of the PLC source program, static compilation mainly converts the PLC soft component to directly address, establishes of the linked list of transferred kind address, the parameters table of timer and counter, composes new PLC program instruction sequence; dynamic compilation transforms the direct address to immediate data, transmits to the FPGA module in accordance with the line program modules, FPGA is the PLC program implementing agencies, program flow is controlled by the ARM module.The test result shows the more the operand of the instructions has, the effection of improving the PLC user program execution speed is the better.
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